Oxide-coated silicon nanowire array capacitor electrodes in room temperature ionic liquids

L. Qiao\textsuperscript{a}, A. Shougeeb\textsuperscript{b}, T. Albrecht\textsuperscript{a,1}, K. Fobelets\textsuperscript{b}

\textsuperscript{a}Department of Chemistry, Imperial College London, Exhibition Road, SW7 2AZ London, UK
\textsuperscript{b}Electrical and Electronic Engineering Department, Imperial College London, Exhibition Road, SW7 2BT London, UK

1. Introduction

To improve the capacitance value of electrolytic or double-layer capacitors, the use of nanostructured materials is an area that is currently being explored. In double-layer capacitors, the charge separation is obtained between an electrode and a liquid electrolyte with mobile ions rather than a solid dielectric \[1,2\].

Silicon nanowires (SiNWs) are being investigated in this context \[3–7\], since amongst other things, the use of Si may facilitate monolithic integration of the capacitor with CMOS circuits via the application of techniques developed for Si-based MEMS (micro electro-mechanical systems). SiNWs grown by vapour-liquid-solid chemical vapour deposition (VLS-CVD) have shown particular promise, with reported areal electrode capacitances for \(n\)-type and \(p\)-type \[5\] Si of 34 \(\mu\)F cm\(^{-2}\) and 46 \(\mu\)F cm\(^{-2}\) respectively. Increasing the NW density of 3–5 \(\mu\)m long SiNWs 160 times (to 8 \times 10\(^9\) NWs cm\(^{-2}\)) was shown to improve the areal capacitance from 5.2 \(\mu\)F cm\(^{-2}\) to 36.7 \(\mu\)F cm\(^{-2}\) \[7\]. All of these values were obtained with a 3-electrode set-up, as in this work.

However, a key limitation of Si-based electrodes is the reactivity of Si with the electrolyte that limits the use of uncoated SiNWs as capacitor electrodes. Surface modification may thus be required for further performance enhancement. To this end, improved electrode stability was achieved by CVD coating the SiNWs with e.g. graphene \[8\], diamond \[9\] and MnO\(_2\) nanoflakes \[10\], compared to bare SiNWs \[4,5,7\] with reported capacitance values of C = 9 F g\(^{-1}\), 0.1 mF cm\(^{-2}\) and 13 mF cm\(^{-2}\) (51 F g\(^{-1}\)), respectively. In comparison, three-dimensional structures of graphene, diamond foam and MnO\(_2\) are reported to show specific capacitance values of C = 250 F g\(^{-1}\) \[11\], 0.598 mF cm\(^{-2}\) \[12\] and 214 F g\(^{-1}\) \[13\], respectively. The MnO\(_2\) based electrodes show higher specific capacitance values, since MnO\(_2\) as a pseudocapacitive material supports Faradaic charge storage.

On the other hand, undesired Faradaic reactions may also be suppressed by coating the Si surface with a thin, but highly insulating oxide layer. To this end, electrochemical surface oxidation of VLS-CVD grown SiNWs in an ionic liquid (IL) (1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide) was employed in \[6\], thus avoiding vacuum techniques or high temperature oxidation steps. This greatly enhanced the electrochemical window, from 1.3 V to 4 V. In principle, ILs are a very promising electrolyte medium, since some of them feature very wide electrochemical stability windows (6 V and larger), are environmentally more benign than many organic solvents, and have very low vapour pressure. However, they can be relatively viscous, thus limiting their electric conductivity, and hygroscopic. High water content tends to decrease the electrochemical window, due to Faradaic reactions from solution and on the electrode.

---

\* Corresponding author.

\textit{E-mail address: talbrecht@imperial.ac.uk (T. Albrecht).}

\(1\) ISE member.

http://dx.doi.org/10.1016/j.electacta.2016.05.088

0013–4686\(\odot\) 2016 Elsevier Ltd. All rights reserved.
surface, and is thus undesired in the context of energy storage (even though some water content can also decrease the viscosity and thus increase the conductivity) [14]. From an application point of view, the use of ultra-dry ILs may be difficult, so this aspect requires some attention when assessing the true potential of ILs in this context.

In the present study, we use a metal-assisted chemical etching (MACE) fabrication method for SiNW electrodes in supercapacitor applications, in order to obtain high-density arrays of SiNWs [8,15–19] with a high surface-to-volume ratio, crystalline core and direct connection to the Si substrate electrode. Since the doping density of the Si for etching crystalline NWS is relatively low, the SiNW arrays (SiNWAs) were doped using spin-on-doping (SOD) to increase conductivity. We then use hot, concentrated HNO3 as an alternative method to oxidise the surface of the NWSs, leading to further improvement of the electrode performance (compared to electrochemical oxidation performed previously). Both SOD and HNO3 oxidation are simple, well-controllable procedures, and in the absence of vacuum techniques or high temperature processes, the overall fabrication strategy for Si-based supercapacitor electrodes presented here is thus feasible as a post-process step in Si CMOS.

We investigated the performance of the SiNWAs in [Bmim][NTf2] (1-butyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide) IL, due to its favourable electrochemical properties and the lack of free fluoride (which may adversely affect the stability of the electrode surface) [20]. We compare the performance of SiNWAs with and without SOD, and with and without thin HNO3–grown SiO2 layer, in order to quantify the improvement in performance.

2. Experimental

2.1. Fabrication of SiNWA

SiNWAs were fabricated by a two-step MACE process: (1) nucleation of Ag onto Si in a solution of 0.005 M AgNO3 and 5 M HF, and (2) etching in a solution of 0.1 M H2O2 and 4.9 M HF [21]. The Ag film that nucleates on the samples during MACE is removed in concentrated HNO3. After etching, the samples were cleaned in DI water and dried using a dry-air gun. Both n- and p-type samples were fabricated with NW lengths of ~15 μm, average diameter of 150 nm, and a density of ~109 NWs cm−2. Since MACE on highly doped Si results in porous or brittle NWs, we etch wires in ρ ~ 0.02 Ω cm Si. Samples were subsequently doped with boron (p-type) and phosphorus (n-type) with a SOD process to improve electrical conductivity. SOD (BD1C-2000 and PDC1-2000 from Futurrex Inc.) was carried out by spinning the dopant solution onto the SiNWA at 2500 rpm for 40 s. This was followed by a low temperature bake at 200 °C to evaporate the solvent, then a high temperature anneal (800–1000 °C for 1 min) for diffusion of dopant atoms. The resistivity after SOD of the p- and n-type SiNWA is ρ ~ 0.003 Ω cm and ρ ~ 0.014 Ω cm, based on thermo-electric power measurements [21]. The same process was carried out on the back of the wafer. After stripping any residual existing surface oxides in diluted HF, a thin, well-defined oxide layer was grown on the NW surface by immersion in heated (90–120 °C) concentrated HNO3 (67 wt%) for 10–15 min. The thickness of the oxide layer is estimated to be between 1–2 nm based on reports of similar one-step oxidation processes [22,23]. XPS characterisation confirms an increased ‘Si in SiO2’ content, compared to before oxidation. A low resistance contact was formed on the bulk side of the sample by first stripping the SiO2 layer from the bulk via plasma etching (200 W for 10 min), followed by thermal evaporation of a ~100 nm Al layer and subsequent annealing at 200 °C for 1 min in Ar gas. The wet chemical processes result in bunching of the tops of the NWSs that can be minimised via different processes [24]. Wetting of the SiNWA by the [Bmim][NTf2] IL was investigated with a droplet test [25]. The immediate spreading of IL on the SiNWA surface with negligible contact angle demonstrated high wettability thus maximizing the overall contact area.

2.2. Electrochemical characterisation

Electrochemical characterisation was conducted in the dark at room temperature at different scan rates, using a three-electrode configuration controlled by a potentiostat (CH Instruments, CH760C). The SiNWA was placed in a custom-built electrochemical cell to bring the IL in contact with the SiNWA whilst insulating it from the Al back contact on the Si substrate. SiNWAs with a substrate area of 2.8 cm² were used as working electrode, Pt and Ag wires as counter and reference electrodes, respectively. The electrochemical window, ΔV, has been determined by cyclic voltammetry (CV), namely from the potential range without significant current increase (Imax < 3 × Imid-window). The electrochemical window of [Bmim][NTf2] was estimated to be 2.05 V using a Au electrode (IL water content: ~110 ppm, Karl-Fischer titration) [26]. With the main focus of our study on new electrode materials and fabrication methodologies, no effort was made to reduce the water content further at this stage. The capacitance of the SiNWAs was evaluated using CV, electrochemical impedance spectroscopy (EIS), and galvanostatic charge/discharge curves.

3. Results and discussion

3.1. Influence of SOD

The conductivity of the SiNWA electrode is a factor that affects the electrode performance and can be increased by SOD, cf. §2.1 [21]. n- and p-type SiNWAs with and without modification by SOD were compared by CV (Fig. 1). For n-SiNWA, the current density increases by a factor of ~3 for the SOD sample compared to the non-treated sample due to a decrease in electrode resistivity. The electrochemical window also increases from ~0.55 V to ~0.65 V, potentially due to a thin SOD-related residual oxide layer that increases the chemical stability of the SiNWs. For p-SiNWA, the current density for the SOD sample also increases, by a factor >5. However, an additional redox peak appears in the centre of the electrochemical window. With repeated cycling (50×), this redox feature of the highly doped sample becomes more prominent and then remains constant. Its position in relation to the electrochemical window does not change (the overall shift is attributed to instabilities in the potential of the Ag reference electrode).

Fig. 2 a) displays the SEM cross sectional image and top view of the p-SiNWA after SOD. The top inset shows that the SiNWs surface is porous, which increases the effective surface area of the electrode. The top view inset of Fig. 2a shows that a residual layer is present on the top surface of the wires before oxidation. This layer can be associated with a boron rich layer [27], and albeit being potentially highly conductive, it can also restrict access of the IL to the NWs (hence decreasing the actual surface area). This layer may be contributing to the redox peak seen in the CV of the p-type sample post-SOD, and is less apparent after oxidation (Fig. 2b).

3.2. Influence of HNO3 oxidation

Fig. 3 compares the CV measurements of 5 different working electrodes, with and without surface oxidation (surface area Si substrate = 2.8 cm²): Au (orange), bulk Si (green), SOD treated SiNWA (blue), electro-oxidised SOD SiNWA (red) and HNO3 oxidised SOD SiNWA (black). Si and SiNWA exhibit reduced electrochemical windows compared to Au, which suggests that ΔV
Fig. 1. CV in [Bmim][NTf$_2$] of SOD (red) and non-SOD (black) SiNWA. Left: n-type; right: p-type (scan rate: 50 mV/s). (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

Fig. 2. SEM cross-sections of SiNWA without (a) and with (b) oxidation. Insets are zoomed-in, showing surface porosity (top right, cross section) and SiNW bunching (bottom right, top view). Scale bars are 2 μm.

Fig. 3. CV measurements in [Bmim][NTf$_2$] of 5 working electrodes (Si surface area = 2.8 cm$^2$; Au: ~0.13 cm$^2$): Au (orange), bulk Si (green), SOD treated SiNWA (blue), electro-oxidised SiNWA (red) and HNO$_3$-oxidised SiNWA (black): (a) n-type (HNO$_3$-oxidised at 120 °C), (b) p-type (HNO$_3$-oxidised at 90 °C). Scan rate: 50 mV/s. (For interpretation of the references to colour in this figure legend and text, the reader is referred to the web version of this article.)
is limited by electrochemical reactions specific to the Si/SiNW electrode surface. However, the increased effective area by nano-structuring of bulk Si into SiNWs, in conjunction with SOD-enhanced conductivity, leads to a ten-fold increase in current and thus capacitance for both n- and p-type SiNWs over bulk Si. Electrochemical oxidation reported in [6] showed marginal improvement of current density and electrochemical window in the n-type, while a significant improvement occurred in the p-type sample (more than doubling the current density and extending the electrochemical window by ~0.35 V).

We found an even larger improvement in performance after HNO$_3$ oxidation and the concomitant growth of a thin, high-density oxide layer on the Si surface. In both n- and p-type samples, current densities increase at least by a factor of 3, and the electrochemical windows were more than doubled, with $\Delta V \approx 1.7$ V and 1.5 V for n- and p-type, respectively compared to 2.05 V with Au. The reason for the increased operational potential window is relatively straightforward and due to the enhanced chemical stability of the oxidised SiNW in the IL, thus blocking (undesired) Faradaic reactions. The origin of the increase in capacitance after oxide coating is perhaps less obvious. In a simple plane-parallel capacitor model, an increased separation between the electrolyte ions and the charges on the electrode surface (e.g. due to the oxide film) should lead to a decrease in the capacitance. However, SEM imaging shown in Fig. 2 provided some evidence that surface oxidation leads to the removal of the boron-rich top layer, thus facilitating access of ions to the Si nanostructure. Fig. 2 a,b bottom insets. This would lead to an increase in the effective surface area of the electrode and hence the observed capacitance. Other factors may also have contributed, such as increased wettability of the electrode with oxidation or changes in the local dielectric constant. At present, we are unable to quantify these different factors.

The areal capacitance can be extracted from the CV curves of Fig. 3 by [6]:

$$C_{CV} = \frac{i}{dV/dt} \times \frac{1}{A}$$

where $i$ is the current, $dV/dt$ is the scan rate and $A$ is the projected surface area.

CV measurements at different scan rates show a linear dependence of the current on scan rate, in the absence of Faradaic side reactions at potentials of $E = 0.4$ V (n-type) and 0.32 V (p-type), Fig. 4 a), Fig. 4a. The slopes are $0.61 \times 10^{-3}$ As/V (for n-type) and $1.13 \times 10^{-3}$ As/V (for p-type), yielding capacitance values of $216.3 \pm 5.1$ $\mu$F cm$^{-2}$ and $404.0 \pm 9.5$ $\mu$F cm$^{-2}$, respectively (nominal surface area: 2.8 cm$^2$). Compared to previous work on SiNWAs, these values are found to be higher than those reported in [4–7].

The galvanostatic charge/discharge (GCD) curves in Fig. 4b) are symmetrical and show a small sudden potential drop at the beginning of the discharge. This IR drop has been associated to the resistance of the electrolytes and the inner resistance of electrolyte ion migration in the porous electrode material [28]. Capacitances extracted from GCD curves using eq. (1) are in the same region as the values from CV, with $C_{GCD} = 180$ $\mu$F cm$^{-2}$ for n-type and 290 $\mu$F cm$^{-2}$ for p-type (taking $dV/dt$ inclusive of IR drop rather than from the slope). This also yields nearly identical power densities of 291 $\mu$W cm$^{-2}$ for n-type and 293 $\mu$W cm$^{-2}$ for p-type, based on these capacitance values.

In order to further support the extracted (effective) capacitance values, EIS measurements were done in a frequency range between 0.1 Hz < $f$ < 100 kHz. The Nyquist plots of both n- and p-type oxidised SiNWAs are given in Fig. 5. Circuit fitting was carried out on the Nyquist data using a simplified Randles circuit to model the electrode, along with an additional RC component to represent the Al on Si metal contact, Fig. 6.

![Fig. 4. (a) Capacitive current as a function of scan rate for HNO$_3$-oxidized n-type (squares) and p-type SiNWAs (triangles), inc. linear fits ($r^2 = 0.998$ for both), determined at a substrate potential of 0.4 V for n-type and 0.32 V for p-type. The slopes are $0.61 \times 10^{-3}$ A/cm$^2$/V (for n-type) and $1.13 \times 10^{-3}$ A/cm$^2$/V (for p-type), yielding capacitance values of $216.3 \pm 5.1$ $\mu$F cm$^{-2}$ and $404.0 \pm 9.5$ $\mu$F cm$^{-2}$, respectively (nominal surface area: 2.8 cm$^2$). The intercepts are negligible, compared to the overall change in the current. (b) Galvanostatic charge/discharge curves at 1 mA, for HNO$_3$-oxidized n-type (black) and p-type SiNWAs (red) The slopes of the ascending and descending branches are constant and proportional to the capacitance, eq. (1) (see text for further details). (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)](image-url)

Double layer capacitance values extracted from the fitting yield similar values to those obtained from CV, with $C_{EIS} = 238$ $\mu$F cm$^{-2}$ for n-type and $C_{EIS} = 379$ $\mu$F cm$^{-2}$ for p-type.

A comparison of values extracted from the three different methods, namely CV, GCD and EIS is shown in Table 1. The CV and EIS values are in close agreement, with the GCD extracted values being somewhat lower, albeit within the same order of magnitude and with similar p-type to n-type ratio. This is presumably due to the IR drop in the GCD measurement resulting in a higher effective $dV/dt$, and thus the values can be taken as an underestimation of capacitance.

Therefore, areal capacitance values, including estimates for volumetric and gravimetric capacitances, are demonstrated to be up to $238$ $\mu$F cm$^{-2}$ (159 mF cm$^{-2}$, $\sim 0.4$ F g$^{-1}$) for n-type and $404$ $\mu$F cm$^{-2}$ (269 mF cm$^{-2}$, $\sim 0.7$ F g$^{-1}$) for p-type. Volumetric values are obtained on the basis of a 15 $\mu$m SiNW length. Gravimetric estimates are based on an approximate density of $\sim 10^3$ NW cm$^{-2}$, an average SiNW diameter of 150 nm and a material density of 2.32 g cm$^{-3}$ (as per Si).
we estimate the power density of 651 W kg⁻¹ and specific energy density of 0.23 Wh kg⁻¹, placing these capacitors well within the range of other electrochemical capacitors on the Ragone plot [29]. The advantage to the presented technique is the low cost process and avoiding the use of vacuum equipment and high temperatures, making the monolithic integration of these structures into microelectronic chips feasible. Further improvements in performance may be achieved by preventing bunching of the NWs in the arrays (in order to increase the surface area accessible to the electrolyte), by increasing the doping density through multiple SOD steps and by reducing the water content in the IL, to increase the operational potential window further.

**Acknowledgements**

A.S. acknowledges EPSRC support under DTA funding scheme. We thank Dr. D. Payne’s group of Imperial College London for XPS measurements.

**References**


